Peter Maydell 2357bca532 hw/arm/armsse: Add unimplemented-device stub for cache control registers
The SSE-200 gives each CPU a register bank to use to control its
L1 instruction cache. Put in an unimplemented-device stub for this.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20190121185118.18550-18-peter.maydell@linaro.org
2019-02-01 14:55:43 +00:00
..
2019-01-30 10:16:58 +01:00
2017-01-27 18:07:59 +01:00
2018-10-05 11:26:56 +02:00
2019-01-25 14:52:11 -05:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00
2018-02-09 05:05:11 +01:00
2019-01-11 15:46:55 +01:00
2019-01-24 13:34:20 +01:00
2018-02-09 05:05:11 +01:00
2017-01-27 18:07:59 +01:00
2018-12-11 15:45:22 -02:00
2017-06-01 18:49:22 +02:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00