David Gibson e03c902cb6 pseries: Fix some small errors in XICS logic
Under certain circumstances the emulation for the pseries "XICS" interrupt
controller was clearing a pending interrupt from the XISR register, without
also clearing the corresponding priority variable.  This will cause
problems later when can trigger sanity checks in the under-development
in-kernel XICS implementation.

Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Alexander Graf <agraf@suse.de>
2013-04-26 23:02:41 +02:00
2013-04-26 13:37:51 +02:00
2013-04-18 13:50:53 +02:00
2012-12-19 08:29:06 +01:00
2013-04-08 18:13:10 +02:00
2013-04-23 10:37:38 -05:00
2013-03-26 16:16:43 -05:00
2013-03-26 16:16:43 -05:00
2013-04-08 18:13:10 +02:00
2013-04-08 18:13:10 +02:00
2013-04-15 20:09:55 +02:00
2013-04-26 08:48:46 -05:00
2012-09-07 09:02:44 +03:00
2013-04-18 13:50:53 +02:00
2013-02-21 16:17:31 -06:00
2013-04-22 11:31:41 -05:00
2013-04-08 18:13:10 +02:00
2012-05-14 07:27:24 +02:00
2013-04-26 13:26:27 +02:00
2013-04-08 18:13:10 +02:00
2013-02-21 16:17:31 -06:00
2013-04-19 08:38:05 -05:00
2013-04-19 08:38:05 -05:00
2011-12-09 11:25:22 +00:00
2013-03-11 13:32:03 +01:00
2013-02-22 21:21:10 +01:00
2011-12-11 17:50:43 -06:00
2013-02-15 17:40:56 -06:00
2013-04-08 18:13:10 +02:00
2013-04-08 18:13:10 +02:00

Read the documentation in qemu-doc.html or on http://wiki.qemu.org

- QEMU team
Description
A fork of QEMU-Nyx which is better suited for my bachelors thesis
Readme 154 MiB
Languages
C 90.3%
Dylan 2.5%
Python 2.1%
C++ 2%
Shell 1.7%
Other 1.4%